

In re Patent Application of:
NG ET AL.
Serial No. **10/038,848**
Filing Date: **DECEMBER 31, 2001**

In the Specification:

Please replace the paragraph beginning at page 2, line 16, with the following rewritten paragraph:

The transistor Q1 includes a base terminal connected to the power supply **22**, a collector terminal connected to the base terminal of transistor Q2, and an emitter terminal connected to the input of the audio amplifier **20** receiving the supply voltage rejection signal V_{SVR} . Transistor Q2 includes a collector terminal connected to the output of the amplifier **20**, and an emitter terminal connected to a voltage reference, such as ground. When a rate of decrease of the supply voltage rejection signal V_{SVR} is V_{CC} is greater than a rate of decrease of the supply voltage V_{CC} , rejection signal V_{SVR} , i.e., $V_{SVR} > V_{CC}$, transistors Q1 and Q2 are turned on. This causes the output of the amplifier **20** to be shorted and the output noise is thus minimized.

Please replace the paragraph beginning at page 2, line 30, with the following rewritten paragraph:

However, when the supply voltage V_{CC} does not decrease as fast as the supply voltage rejection signal V_{SVR} , i.e., $V_{CC} > V_{SVR}$, $V_{SVR} > V_{CC}$, transistors Q1 and Q2 will not be turned on. The supply voltage rejection circuit **28** of the amplifier **20** is still active. When the supply voltage V_{CC} is larger than V_{SVR} by 1 to 2 times the conducting voltage V_{be} for at least one transistor Q3 within the supply voltage rejection circuit **28**, transistor Q3 is saturated. Transistor Q3 and

In re Patent Application of:
NG ET AL.
Serial No. **10/038,848**
Filing Date: **DECEMBER 31, 2001**

other portions of the supply voltage rejection circuit **28** are
best illustrated with reference to FIG. 2.